



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/994,674 | 11/28/2001 | Toru Aoki | 111079 | 8458 |

25944 7590 10/29/2003

OLIFF & BERRIDGE, PLC
P.O. BOX 19928
ALEXANDRIA, VA 22320

EXAMINER

SHAPIRO, LEONID

ART UNIT PAPER NUMBER

2673

DATE MAILED: 10/29/2003

8

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/994,674

Applicant(s)

AOKI, TORU

Examiner

Leonid Shapiro

Art Unit

2673

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-19 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-7 and 11-19 is/are rejected.
- 7) ☒ Claim(s) 8-10 is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 11 February 2002 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on ____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. ____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 8.
- 4) ☐ Interview Summary (PTO-413) Paper No(s) ____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: ..

Drawings

1. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they do not include the following reference sign(s) mentioned in the description: “the sampling switch 151” in Fig. 3, as mentioned in paragraph 0056. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claims 13 and 17 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 13 the reference made to “specific rules”, without their identification. It is not clear what rules needs to be applied.

Claim 17 includes a limitation: “... generated by dividing a screen’. It is not clear what that means.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2673

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-6, 11-12 and 18-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin et al. (US Patent No. 6,392,630 B1) in view Konuma et al (JP 11-113019) and Hashimoto et al. (US Patent No. 5,191,455).

As to claim 1, Lin et al. teaches an image data compensation method to convert image data, indicating gray level of pixels aligned in a matrix in an X direction and a Y direction into analog data and that compensates the image data when a voltage signal is supplied to each of the pixels (See Figs. 1, 5, items 11-14, 141, 142, 51, in description See from Col. 2, Line 67 to Col. 3, Line 36 and Col. 1, Lines 12-28), comprising the steps of; storing reference compensation data corresponding to specific levels among levels available to the image data for each pair of reference coordinates preset in a display region in which pixels are aligned (See Fig. 1, item 11, in description See Col. 3, Lines 2-11); and storing the first compensation data in association with the each pair of reference coordinates and the levels (See Fig. 1, item 12, in description See Col. 3, Lines 12-14); adding the second compensation data to the image data (See Fig. 1, item 142, in description See Col. 3, Lines 19-30).

Lin et al. do not show an interpolating the stored reference compensation data in the level directions to generate first compensation data corresponding to the levels available to the image data for the each pair of reference coordinates; selectively reading, from the stored first compensation data, pieces of data which correspond to pairs of references coordinates positioned near the coordinates of the pixel corresponding to the image data and which correspond to the

Art Unit: 2673

level of image data; interpolating the read first compensation data in the coordinate directions to generate second compensation data corresponding to the image data.

Konuma et al. teaches an interpolation processor (See Drawing 1, item 20, in Detailed Description See page paragraph 0018) that interpolates the reference compensation data stored in memory in the level directions to generate first compensation data corresponding to the levels available to the image data for the each pair of reference coordinates (See Drawing 2, items 3, 6, in Detailed Description See page paragraphs 0025-0026); a reading unit that reads selectively, from the first compensation data stored in the compensation table, pieces of data which correspondent to pairs of references coordinates positioned near the coordinates of the pixel corresponding to the image data and which correspond to the level of image data (See Drawing 2, items 3-4, in Detailed Description See page paragraph 0030); an arithmetic unit that interpolates the read first compensation data in the coordinate directions to generate second compensation data corresponding to the image data (See Drawings 2-4, items 5-7, in Detailed Description See page paragraphs 0041-0043).

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement data processing approach as shown by Konuma et al. in the Lin et al. method in order to correct luminance and chrominance unevenness caused in a valid screen (See Abstract in the Konuma reference).

Lin et al. and Konuma et al. do not show a polarity of the voltage signal being inverted based on a predetermined constant potential every predetermined period and adding compensation data to the positive voltage signal and in case in which the voltage signal is negative with respect to the constant potential.

Hashimoto et al. teaches polarity inverting circuit used in compensation of residual voltage (See Fig. 1, item 1, in description See Col. 3, lines 14-24).

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement a polarity of the voltage signal being inverted based on a predetermined constant potential every predetermined period and adding compensation data to the positive voltage signal and in case in which the voltage signal is negative with respect to the constant potential as shown by Hashimoto in the Lin et al. and Konuma et al. method in order to correct luminance and chrominance unevenness caused in a valid screen (See Abstract in the Konuma reference) and completely compensate the DC voltage which changes in level (See Col. 4, Lines 21-23 in the Hashimoto et al. reference).

As to claim 2, Lin et al. teaches an image data compensation circuit that converts image data, indicating gray level of pixels aligned in a matrix in an X direction and a Y direction into analog data and that compensates the image data when a voltage signal is supplied to each of the pixels (See Figs. 1, 5, items 11-14, 141, 142, 51, in description See from Col. 2, Line 67 to Col. 3, Line 36 and Col. 1, Lines 12-28); a memory that stores reference compensation data corresponding to specific levels available to the image data for each pair of reference coordinates preset in a display region in which the pixels are aligned (See Fig. 1, item 11, in description See Col. 3, Lines 2-11); a compensation table that stores the first compensation data in association with reference coordinates and the levels (See Fig. 1, item 12, in description See Col. 3, Lines 12-14); an adder that adds the second compensation data to the image data (See Fig. 1, item 142, in description See Col. 3, Lines 19-30).

Lin et al. do not show an interpolation processor that interpolates the reference compensation data stored in memory in the level directions to generate first compensation data corresponding to the levels available to the image data for the each pair of reference coordinates; a reading unit that reads selectively, from the first compensation data stored in the compensation table, pieces of data which correspondent to pairs of references coordinates positioned near the coordinates of the pixel corresponding to the image data and which correspond to the level of image data; an arithmetic unit that interpolates the read first compensation data in the coordinate directions to generate second compensation data corresponding to the image data.

Konuma et al. teaches an interpolation processor (See Drawing 1, item 20, in Detailed Description See page paragraph 0018) that interpolates the reference compensation data stored in memory in the level directions to generate first compensation data corresponding to the levels available to the image data for the each pair of reference coordinates (See Drawing 2, items 3, 6, in Detailed Description See page paragraphs 0025-0026); a reading unit that reads selectively, from the first compensation data stored in the compensation table, pieces of data which correspondent to pairs of references coordinates positioned near the coordinates of the pixel corresponding to the image data and which correspond to the level of image data (See Drawing 2, items 3-4, in Detailed Description See page paragraph 0030); an arithmetic unit that interpolates the read first compensation data in the coordinate directions to generate second compensation data corresponding to the image data (See Drawings 2-4, items 5-7, in Detailed Description See page paragraphs 0041-0043).

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement data processing approach as shown by Konuma et al. in the Lin et al. apparatus in

Art Unit: 2673

order to correct luminance and chrominance unevenness caused in a valid screen (See Abstract in the Konuma reference).

Lin et al. and Konuma et al. do not show a polarity of the voltage signal being inverted based on a predetermined constant potential every predetermined period and adding compensation data to the positive voltage signal and in case in which the voltage signal is negative with respect to the constant potential.

Hashimoto et al. teaches polarity inverting circuit used in compensation of residual voltage (See Fig. 1, item 1, in description See Col. 3, lines 14-24).

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement a polarity of the voltage signal being inverted based on a predetermined constant shown by Hashimoto in the Lin et al. and Konuma et al. apparatus in order to correct luminance and chrominance unevenness caused in a valid screen (See Abstract in the Konuma reference) and completely compensate the DC voltage which changes in level (See Col. 4, Lines 21-23 in the Hashimoto et al. reference).

As to claim 18, Lin et al. teaches a liquid crystal display (See Figs. 1, 5, items 11-14, 141, 142, 51, in description See from Col. 2, Line 67 to Col. 3, Line 36 and Col. 1, Lines 12-28), comprising: a memory that stores reference compensation data corresponding to specific levels available to the image data, indicating the gray levels of pixels aligned in the form of matrix in the X direction and the Y direction, for each pair of reference coordinates preset in a display region in which the pixels are aligned (See Fig. 1, item 11, in description See Col. 3, Lines 2-11); a compensation table that stores the first compensation data in association with reference coordinates and the levels (See Fig. 1, item 12, in description See Col. 3, Lines 12-14); an adder

Art Unit: 2673

that adds the second compensation data to the image data (See Fig. 1, item 142, in description See Col. 3, Lines 19-30), a d/a converter that converts the compensated image data into analog data (See Fig. 1, item 13, in description See Col. 3, Lines 15-18); a driving circuit that supplies the inverted voltage signal to each of the pixels (See Fig. 1, item 142, in description See Col. 3, Lines 19-30).

Lin et al. do not show an interpolation processor that interpolates the reference compensation data stored in memory in the level directions to generate first compensation data corresponding to the levels available to the image data for the each pair of reference coordinates; a reading unit that reads selectively, from the first compensation data stored in the compensation table, pieces of data which correspondent to pairs of references coordinates positioned near the coordinates of the pixel corresponding to the image data and which correspond to the level of image data; an arithmetic unit that interpolates the read first compensation data in the coordinate directions to generate second compensation data corresponding to the image data.

Konuma et al. teaches an interpolation processor (See Drawing 1, item 20, in Detailed Description See page paragraph 0018) that interpolates the reference compensation data stored in memory in the level directions to generate first compensation data corresponding to the levels available to the image data for the each pair of reference coordinates (See Drawing 2, items 3, 6, in Detailed Description See page paragraphs 0025-0026); a reading unit that reads selectively, from the first compensation data stored in the compensation table, pieces of data which correspondent to pairs of references coordinates positioned near the coordinates of the pixel corresponding to the image data and which correspond to the level of image data (See Drawing 2, items 3-4, in Detailed Description See page paragraph 0030); an arithmetic unit that

Art Unit: 2673

interpolates the read first compensation data in the coordinate directions to generate second compensation data corresponding to the image data (See Drawings 2-4, items 5-7, in Detailed Description See page paragraphs 0041-0043).

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement data processing approach as shown by Konuma et al. in the Lin et al. apparatus in order to correct luminance and chrominance unevenness caused in a valid screen (See Abstract in the Konuma reference).

Lin et al. and Konuma et al. do not show a polarity inverter circuit that inverts the polarity of the voltage signal on the basis of the predetermined potential every predetermined period and adding compensation data to the positive voltage signal and in case in which the voltage signal is negative with respect to the constant potential.

Hashimoto et al. teaches polarity inverting circuit used in compensation of residual voltage (See Fig. 1, item 1, in description See Col. 3, lines 14-24).

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement a polarity inverter circuit that inverts the polarity of the voltage signal on the basis of the predetermined potential every predetermined period and adding compensation data to the positive voltage signal and in case in which the voltage signal is negative with respect to the constant potential as shown by Hashimoto in the Lin et al. and Konuma et al. apparatus in order to correct luminance and chrominance unevenness caused in a valid screen (See Abstract in the Konuma reference) and completely compensate the DC voltage which changes in level (See Col. 4, Lines 21-23 in the Hashimoto et al. reference).

As to claim 3, Hashimoto et al. teaches the adder adding the second compensation data to the image data in only one of the case in which voltage signal is positive and the case in which the voltage signal is negative; and in the other one of the case in which the voltage signal is positive and the case in which the voltage signal is negative, the adder adding a substantially zero value to the image data (See Figs. 1-3, items 1, 2, in description See Col. 3, Lines 20-64).

As to claim 4, Lin et al. teaches the reference compensation data corresponding to the specific level being a value adjusted so as reduce the difference in the gray level between the one case I which the sum of the reference compensation data and the image data corresponding to the specific level is applied to a pixel electrode and the other case in which the reference compensation data is not added to the image data corresponding to the specific level and the image data is applied to the pixel electrode (see fig. 1, items 11. 141-142, in description se from Col. 3, Line 59 to col. 4, Line 7).

As to claim 5, Konuma teaches the reading unit with; an X counter that counts first clock signals which used as a time reference for X-direction scanning in the display region and that generates X-coordinate data including the X coordinate of the pixel corresponding to the image data in the display region; an Y counter that counts first clock signals which used as a time reference for Y-direction scanning in the display region and that generates Y-coordinate data including the Y coordinate of the pixel corresponding to the image data in the display region (See Drawing 2, item 2, in Detailed Description See paragraph 0023); an address generator that specifies a plurality of pairs of reference coordinates positioned near coordinates of the pixel corresponding to the image data based on the X-coordinate data and Y-coordinate data and generates addresses to read the corresponding first compensation data from the compensation

Art Unit: 2673

table based on specified pair of reference coordinates and the level of the image data (See Drawing 2, items 3, 6, in Detailed Description See paragraph 0023-0025); the arithmetic unit performing interpolation in accordance with the distance from the coordinates of the image data specified by X-coordinate and Y-coordinate data to (See Drawing 2, items 5-7, in Detailed Description See paragraph 0041).

As to claim 6, 11, Konuma et al. teaches the memory, interpolation processor, X-Y counter being shared among RGB being shared among RGB colors (See Drawing 2, items 3-7), Lin et al. teaches the adder being provided in association with each of the RGB colors (see Fig. Item 142).

Lin et al. Konuma et al. and Hashimoto et al. do not show the compensation table, the arithmetic unit, the address generator being provided in association with each of the RGB colors.

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement the compensation table, the arithmetic unit, the address generator being provided in association with each of the RGB colors or any other combination in the Lin et al., Konuma et al. and Hashimoto apparatus in order to correct luminance and chrominance unevenness caused in a valid screen (See Abstract in the Konuma reference).

As to claim 12, Lin et al., Konuma et al. and Hashimoto et al. do not show the amount of reference compensation for G being larger than for R or for B.

Since the white light comprises from unequal amount of B, R and G components, it would have been obvious to one of ordinary skill in the art at the time of the invention to use unequal amount of reference compensation in the Lin et al., Konuma et al. and Hashimoto apparatus in order to correct luminance and chrominance unevenness caused in a valid screen (See Abstract in the Konuma reference)

As to claim 19, Lin et al. teaches a liquid crystal display (See Fig. 1, in description See Col. 2, Lines 66-67).

4. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lin et al., Konuma et al. and Hashimoto et al. as applied to claim 2 above, and further in view of Miyashita et al. (US Patent No. 6,115,084).

Lin et al., Konuma et al. and Hashimoto et al. do not show specific levels to which the reference compensation data correspond including first and second levels corresponding to first and second points at which a display characteristic curve indicating at least one of transmissivity and reflectivity with respect to the effective value of the voltage applied to the liquid crystal capacitor suddenly changes and at least one level between the first and second level.

Miyashita et al. teaches show specific levels to which the reference compensation data correspond including first and second levels corresponding to first and second points at which a display characteristic curve indicating at least one of transmissivity and reflectivity with respect to the effective value of the voltage applied to the liquid crystal capacitor suddenly changes and at least one level between the first and second (See Fig. 29, items G2, G14 and Gn, in description See Col. 2, Lines 1-10).

It would have been obvious to one of ordinary skill in the art at the time of the invention to use specific three specific levels as shown by Miyashita et al. in the Lin et al., Konuma et al. and Hashimoto apparatus in order to correct luminance and chrominance unevenness caused in a valid screen (See Abstract in the Konuma reference)

Art Unit: 2673

5. Claims 14-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lin et al. in view Konuma et al. and further in view of Sekizawa et al. (US Patent No. 4,663,662).

As to claim 14, Lin et al. teaches an image data compensation circuit that converts image data, indicating gray level of pixels aligned in a matrix in an X direction and a Y direction into analog data and that compensates the image data when a voltage signal is supplied to each of the pixels (See Figs. 1, 5, items 11-14, 141, 142, 51, in description See from Col. 2, Line 67 to Col. 3, Line 36 and Col. 1, Lines 12-28); a memory that stores reference compensation data (See Fig. 1, item 11, in description See Col. 3, Lines 2-11); an adder that adds the second compensation data to the image data (See Fig. 1, item 142, in description See Col. 3, Lines 19-30).

Lin et al. does not show a first compensation data generator that interpolates the reference compensation data stored in memory in the level directions based on half tone image data of the image data in one polarity and for generating first compensation data, a second compensation data generator that interpolates coordinate data for half tone image and the first compensation data in the coordinate directions and for generating second compensation data.

Konuma et al. teaches an interpolation processor (See Drawing 1, item 20, in Detailed Description See page paragraph 0018) that interpolates the reference compensation data stored in memory in the level directions to generate first compensation data corresponding to the levels available to the image data for the each pair of reference coordinates (See Drawing 2, items 3, 6, in Detailed Description See page paragraphs 0025-0026); a reading unit that reads selectively, from the first compensation data stored in the compensation table, pieces of data which correspondent to pairs of references coordinates positioned near the coordinates of the pixel corresponding to the image data and which correspond to the level of image data (See Drawing

Art Unit: 2673

2, items 3-4, in Detailed Description See page paragraph 0030); an arithmetic unit that interpolates the read first compensation data in the coordinate directions to generate second compensation data corresponding to the image data (See Drawings 2-4, items 5-7, in Detailed Description See page paragraphs 0041-0043).

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement data processing approach as shown by Konuma et al. in the Lin et al. apparatus in order to correct luminance and chrominance unevenness caused in a valid screen (See Abstract in the Konuma reference).

Lin et al. and Konuma et al. do not show a memory that stores white reference level, black reference level, and at least one piece of intermediate reference compensation data.

Sekizawa et al. teaches storing in memory white and black reference signals (See Fig. 13, items Iw, Ib, 141, 145, in description See col. 9, Lines 15-37).

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement a polarity of the voltage signal being inverted based on a predetermined cons shown by Sekizawa in the Lin et al. and Konuma et al. apparatus in order to correct luminance and chrominance unevenness caused in a valid screen (See Problem To Be Solved in the Konuma reference).

As to claim 15, Sekizawa et al. teaches to store white and black levels in the memory (See Fig. 13, items Iw, Ib, 141, 145, in description See col. 9, Lines 15-37) and Lin et al. teaches a memory device would be used as first compensation data (See Fig. 1, items 11-12).

As to claim 16, Sekizawa et al. teaches to store white and black levels in the memory (See Fig. 13, items Iw, Ib, 141, 145, in description See col. 9, Lines 15-37).

Lin et al., Konuma et al. and Sekizawa et al. do not show the first compensation data generator using the product of the white reference compensation data or the black reference compensation data in the memory and coefficient in accordance with difference between the image data at the white or black reference level or the black reference level and the white reference compensation data or the black reference compensation data in the memory as the first compensation data.

It would have been obvious to one of ordinary skill in the art at the time of the invention to implement the first compensation data generator using the product of the white reference compensation data or the black reference compensation data in the memory and coefficient in accordance with difference between the image data at the white or black reference level or the black reference level and the white reference compensation data or the black reference compensation data in the memory as the first compensation data in the Lin et al., Konuma et al. and Sekizawa apparatus in order to correct luminance and chrominance unevenness caused in a valid screen (See Problem To Be Solved in the Konuma reference).

6. Claims 8-10 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure:

The Lee (US Patent no. 6,429,841 B1) reference discloses Active matrix LCD apparatus and method for flicker compensation.

The Itoh et al. (US Patent no. 6,229,515 B1) reference discloses LCD device and driving method therefor.


Telephone inquire

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leonid Shapiro whose telephone number is 703-305-5661. The examiner can normally be reached on 8 a.m. to 5 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 703-305-4938. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-4750.

Is



**VIJAY SHANKAR
PRIMARY EXAMINER**

Application/Control Number: 09/994,674
Art Unit: 2673

Page 17

